ABSTRACT This paper reports vertical Gallium nitride (GaN) PN diodes on free-standing GaN wafer using a complementary metal-oxide-semiconductor compatible contact materials. Static and switching current-voltage measurements have been carried out to evaluate the fabricated vertical GaN PN diodes. The vertical GaN PN diode in this paper shows turn-on voltage Von of ∼3.3-3.4 V, on/off current ratio of ∼2.7 × 10 7 , and ideal factor n of ∼2.1. The reverse recovery time Trr is 21.2 ns and 23.2 ns, respectively, under a testing temperature of 300 K and 500 K. With an on-state resistance Ron of 3.9 m ·cm 2 and a breakdown voltage V BR of 2.4 kV, this device achieves a power device figure-of-merit V BR 2 /R on of 1.5×10 9 V 2 −1 cm −2 .
I. INTRODUCTION
Gallium nitride (GaN)-based power rectifiers (e.g., Schottky barrier diodes, PN diodes, and PIN diodes) have been considered as the device building block used in the next generation power modules (RF-DC, AC/DC etc) [1] - [5] . Especially, the electrical performance of vertical GaN-based PN diodes have achieved remarkable progress over the past decade [6] - [13] , due to the advancement of the high quality free standing GaN material growth by void-assisted separation or hydride vapor phase epitaxy, which has achieved significantly low density of threading dislocation (10 4 -10 5 cm −2 ), as compared to those heteroepitaxial grown on the foreign substrates. The highest breakdown voltage of 4700 V for GaN PN diodes have been achieved through multiple Si doped GaN drift layer [10] . Also, the power device figureof-merit (V BR 2 /R on ) of vertical GaN PN diodes exceeds 10 GW/cm 2 [13] .
In term of the breakdown voltage, various edge termination technologies have been proposed. Field plate, as an effective way of minimizing the peak electrical field around anode edge, is being explored by various groups, and can increase the device breakdown voltage by few hundred volts [12] . Other methods, such as bilayer structure by N implantation [11] , SiN or oxide passivation, or lowdamage process technique [7] , have also been proposed in the literature. In recent years, GaN PN diodes on N-face polarity attract attention from the researchers, due to the unique properties of polarity-dependent properties [14] .
However, most of the reported vertical GaN PN diodes have employed gold-bearing structures, in which gold was used either as the anode or cathode contact material. Yet, in silicon CMOS foundries, gold is typically not used in the front-end process, because gold could cause deep-level traps in silicon, which are the carrier recombination centers that can reduce the carrier lifetime in silicon. There are silicon foundries that have a 4 inch (100 mm) fabrication line, which can be used for fabricating GaN based devices with more added value and greater economic advantages, once the CMOS-compatible materials and fabrication process for GaN-based devices is operational. Also, few report related to the switching characteristics of vertical GaN PN diodes has been reported in the literature. In this work, vertical GaN PN diodes are realized using CMOS-compatible contact materials, and both static and switching current-voltage (I-V) measurements have been carried out to evaluate the fabricated vertical GaN PN diodes.
II. DEVICE STRUCTURE AND FABRICATION
The epi structure used for fabricating vertical GaN PN diode in this work consists of a 30-nm p ++ GaN (Mg: 2×10 20 cm −3 ) contact layer, a 400-nm p-GaN (Mg: 1×10 18 cm −3 ) layer, a 13-μm n − GaN drift region with a target Si doping concentration of 1.2×10 16 cm −3 , and a 2-μm n + GaN buffer layer (Si: 2×10 18 cm −3 ) on a 350-μm thick free standing 2" GaN substrate (resistivity ∼0.01 ohm.cm). The free standing GaN substrate was grown by hydride vapor phase epitaxy (HVPE), HCl/metal Ga, ammonia, and N 2 /H 2 mixture were used as gallium source, nitrogen source, and carrier gas, respectively. The growth rate was typically about 150 μm/hour. PN epi active layers were grown by metal organic chemical vapor deposition (MOCVD). The thickness and doping concentration of GaN drift layer can significantly affect the breakdown characteristics, and usually lower doping concentration of a thicker GaN drift layer promotes a higher breakdown voltage [4] , [7] , [12] . After completing the PN epi layer growth, thermal annealing in N 2 ambient at 750 • C for 30 mins was performed to activate the Mg acceptors. The specific contact resistance for Ni/Pt/p-GaN is ∼3x10 −2 ohm.cm 2 , which is comparable with the value obtained from Pd/Au metal pads [15] . The p-type GaN layer had a hole concentration of 6.32×10 16 cm −3 with a mobility of 29.2 cm 2 /V·s at 25 • C, as determined by Hall measurement. Fig. 1 (a) illustrates the process flow for fabricating vertical GaN PN diode using CMOS-compatible contact materials. After PN active epi layer growth by MOCVD, pre-cleaning consists of a 2-minute acetone and a 3 minute isopropanol degreasing step, followed by a 10-minute dilute HCl (H 2 O:HCl=1:1) native oxide removal step. Al (70 nm) on Ti (30 nm) metal stack was deposited on the back-side or N-surface of free standing GaN using an electron beam evaporator. A 800 • C, 30 s alloying process in N 2 ambient was then performed to form the ohmic contacts. BCl 3 /Cl 2 plasma etching (power: 300W and pressure:100 mTorr) was used to form the mesa with a size 500 μm by 500 μm. The Ni/Pt (30/130 nm) contact was deposited on the mesa and alloyed at 600 • C for 30 s in N 2 ambient. It is noted that the Ni/Pt anode has a smaller size (400 μm by 400 μm), as compared to that of mesa. Subsequently, a 200-nm SiO 2 and a 1.5-μm spin-on-glass (SOG) film were coated on the devices and cured at 400 • C for 30 min, and this helped to reduce the reverse leakage current and increase the breakdown voltage ??. Contact holes were opened by wet etching, and a Ti/Al/Ti/Al (15nm/150nm/15nm/150nm) stack was deposited to form the field plate structure with a size 600 μm by 600 μm. Fig. 1(b) shows the side-view scanning electron microscopy (SEM) image of fabricated vertical GaN PN diodes, and cross-sectional transmission electron microscopy (TEM) image is shown in Fig. 1(c) . Fig. 2(a) shows the forward current I F as a function of forward voltage V F , and the turn-on voltage V on is ∼ 3.3-3.4V, which is close to the bandgap value of gallium nitride. The current on/off ratio is ∼2.7x10 7 , when the on current and off current is defined as the current under forward voltage of 8 V, and 0V, respectively. The current on/off ratio is 3.67x10 5 or 2.87x10 5 , if the off current is defined as the current under a blocking voltage of 1200 V or 1700 V. The extracted minimum ideal factor n (V F ∼3.2V) of the fabricated PN diodes is ∼2.1, based on I F = I o exp(−qV F /nkT), where I o is the reverse saturation current, q is the electronic charge, k is the Boltzmann constant, T is the measurement temperature.
III. DEVICE RESULTS AND DISCUSSION
The effective GaN drift doping concentration is about 7x10 15 cm −3 using C-V measurement. The minimum onstate resistance is ∼3.9 mohm.cm 2 , as shown in Fig. 2(a) . Temperature-dependent forward current is also measured and shown in Fig. 2(b) . As the temperature increasing from 300 K to 500 K, the forward current drops ∼12% at forward voltage of 5V, which is due to the increasing phonon scattering with the increasing temperature. Fig. 3(a) shows the reverse recovery characteristics of the fabricated PN diode under 300 K, 400 K, and 500 K, respectively. Inset shows the wire-bonded vertical gallium nitride PN diode on the testing PCB board. The PN diode is switched from on-state (1.2 A at forward voltage of 6 V) to off-state at a reversed voltage of 30 V with a switching rate of 60 A/μs. As the temperature increasing from 300 K to 500 K, the reverse recovery time T rr is increased from 21.2 ns to 23.2 ns, respectively. The reverse recovery charge Q rr could be obtained by integrating the area under the current I over the period of T rr . It is found that the reverse recovery charge Q rr is increased from 2.93 nC to 4.12 nC, as the testing temperature increasing from 300 K to 500 K. The reverse recovery process is related to the minority carrier extraction process when the diode is switched from on-state to off-state. The diffusion length of minority carrier hole (electron) in the n-region (p-region) of gallium nitride PN diodes is strongly temperature-dependent, and becomes longer with increasing the temperature, which results in increasing the diffusion capacitance of minority carrier hole (electron) in the n-region (p-region) of gallium nitride PN diodes. This explains the longer reverse recovery time T rr is observed under high temperature, which is due to the large minority carrier diffusion capacitance. During the measurement, the gallium nitride PN diode is immersed in Fluorinert ambient to avoid the air breakdown under high voltage. As shown in the inset of Fig. 3(a) , the cathode of the devices is directly bonded to one copper pad, and the anode is wire-bonded to the other copper pad, and these two copper pads are bonded onto one printed circuit board. As shown in Fig. 3(b) , the device shows a hard breakdown voltage V BR at 2.4 kV, which is due to the impact ionization [13] . During the high voltage measurement, the reverse voltage is increased from low voltage to high voltage in DC, not a high voltage pulse. It means that the device does experience a high voltage stress. Usually, the device shows degradation in breakdown voltage and leakage current. Due to the lift-off process used in electrode formation, the angle between the p-GaN and Ni/Pt is not 90 • , as shown in Fig. 1(c) . With incorporating the field plate structure, the maximum electrical peak near the anode corner will be further reduced to a smaller one, which can further enhance the breakdown voltage [12] . The on-state resistance R on of 3.9 m ·cm 2 is extracted using the active region only. With R on of 3.9 m ·cm 2 and V BR of 2.4 kV, this device achieves a power device figure-of-merit (FOM) V BR 2 /R on of 1.5×10 9 V 2 ohm −1 cm −2 . Fig. 4 shows V BR versus R on obtained in this work and other state-of-the-art vertical gallium nitride PN diodes. As compared with the reported ones with Au, the device fabricated in this work using CMOS-compatible contact materials has a large on-state resistance R on , implying that further reduction on-state resistance, including ohmic contact one and bulk one, is required. Fig. 5(a) shows the pulsed current-voltage of the fabricated vertical gallium nitride PN diode. The pulse width is varied from 0.4 μs to 500 μs, and the duty cycle of the pulse is fixed at 1 %. With decreasing the pulse width from 500 μs to 0.4 μs, the pulsed current is decreased significantly from 0.15 A to 0.05 A at pulsed voltage of 4.5 V. The dynamic on-state resistance R D,on is extracted from pulsed current-voltage shown in Fig. 5(a) , and shown in Fig. 5(b) . In the region when V F < 3.4V (off-state region), the forward current is dominated by the generation-recombination mechanism (ideal factor n∼2.1) [15] . When V F > ∼3.4V (on-state region), the device current is limited by the series resistance. There are two main deep level traps located in GaN layer grown on free-standing GaN wafer: 1.22 eV below the conduction band edge and 1.19 eV or 1.76 above the valence band edge, which depend on the growth condition of MOCVD and can exceed 10 15 cm −3 in many case [16] . The deep traps could be due to the non-ionized Mg dopants (activation energy of 260 meV in GaN) or silicon dopants in GaN-based PN diode, and these traps can affect device forward current under pulse mode due to a similar effect called pulse-dependent dynamic carrier ionization reported in the SiC-based PN diodes, although more work is needed to determine the exact mechanism [17] . The time constant of generation-recombination process in GaN is typical in the range of 0.1 ms-16 μs [18] . In the off-state region, the forward current is increased with decreasing the pulse width, since the forward current due to generation-recombination process can be recorded when the pule width is smaller than the time constant of generation-recombination process. In the on-state region, the trapped electrons can become more and more, as the pulse width decreasing from 500 μs to 0.4 μs, and serves as fixed charge centers, which reduces the carrier mobility/increases the on-state resistance from 13.45 m ·cm 2 to 127.78 m ·cm 2 , leading to the reduction of on-state current. Lastly, it should be noted that more work is needed to verify the above-proposed mechanism for the forward bias pulse-width dependence shown in Fig. 5 .
IV. CONCLUSION
In summary, we report vertical GaN PN diodes on freestanding (FS) GaN wafer using a complementary metaloxide-semiconductor (CMOS) compatible contact materials. With an on-state resistance R on of 3.9 m ·cm 2 and a breakdown voltage of 2.4 kV, this device achieves a power device figure-of-merit (FOM) V BR 2 /R on of 1.5×10 9 V 2 −1 cm −2 . An Au-free process enables the fabrication of GaN power devices in Si foundries without the risk of contamination.
